



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 4134

|                             |                                       |              |                        |                                      |
|-----------------------------|---------------------------------------|--------------|------------------------|--------------------------------------|
| SERIAL NUMBER<br>10/675,923 | FILING DATE<br>09/29/2003<br><br>RULE | CLASS<br>326 | GROUP ART UNIT<br>2819 | ATTORNEY<br>DOCKET NO.<br>02-IND-015 |
|-----------------------------|---------------------------------------|--------------|------------------------|--------------------------------------|

APPLICANTS

Rajesh Narwal, Karnal, INDIA;

\*\* CONTINUING DATA \*\*\*\*\*

\*\* FOREIGN APPLICATIONS \*\*\*\*\*  
 INDIA 994/DEL/2002 09/30/2002 *AT*

IF REQUIRED, FOREIGN FILING LICENSE GRANTED  
 \*\* 12/22/2003

|   |   |                              |                        |                       |                            |
|---|---|------------------------------|------------------------|-----------------------|----------------------------|
| Foreign Priority claimed<br>35 USC 119 (a-d) conditions met | <input checked="" type="checkbox"/> yes <input type="checkbox"/> no<br><input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance | STATE OR<br>COUNTRY<br>INDIA | SHEETS<br>DRAWING<br>7 | TOTAL<br>CLAIMS<br>10 | INDEPENDENT<br>CLAIMS<br>3 |
| Verified and<br>Acknowledged                                | <i>[Signature]</i><br>Examiner's Signature  | <i>AT</i><br>Initials        |                        |                       |                            |

ADDRESS  
 25235  
 HOGAN & HARTSON LLP  
 ONE TABOR CENTER, SUITE 1500  
 1200 SEVENTEENTH ST  
 DENVER , CO  
 80202

TITLE  
 Voltage level translator for translating low to high voltage levels in digital integrated circuits

|                                   |   |  |
|-----------------------------------|---|--|
| FILING FEE<br><br>RECEIVED<br>900 | FEES: Authority has been given in Paper<br>No. _____ to charge/credit DEPOSIT ACCOUNT<br>No. _____ for following: | <input type="checkbox"/> All Fees<br><input type="checkbox"/> 1.16 Fees ( Filing )<br><input type="checkbox"/> 1.17 Fees ( Processing Ext. of time )<br><input type="checkbox"/> 1.18 Fees ( Issue ) |
|-----------------------------------|---|--|